Half Bridge Simulation with State Machine Model

0 Credits

6cbdad17-def5-451b-9303-ef42f1c436fe.zip

Login for download

Description

This SPICE simulation is performed with a state machine model, used to replace complex sets of circuitry. The block is described by an ASCII txt state file, where the first column defines the state, the second column defines the output for the state, the third column defines the expected input and the fourth column defines the state to transition to if the input is present during the positive edge of the clock signal. The state file of this circuit defines 128 states.

  • : Free
  • : Intermediate
  • : 11-20
  • : ICAP4
  • : 8.1.6+
  • : Yes

Reviews

There are no reviews yet.

Be the first to review “Half Bridge Simulation with State Machine Model”

Your email address will not be published. Required fields are marked *