SPICE simulation of an edge triggered D flip flop implemented with two level-sensitive latches in cascade. When the clock goes high, the output “follows” the input. The value of output Q can’t change its state until next rising front of clock.
you can not make CMOS d flip flop on Spice without going to internet and finding out this circuit. very helpful.