Edge triggered D Flip Flop

Rated 5.00 out of 5 based on 1 customer rating
(1 customer review)

0 Credits


Login for download


SPICE simulation of an edge triggered D flip flop implemented with two level-sensitive latches in cascade. When the clock goes high, the output “follows” the input. The value of output Q can’t change its state until next rising front of clock.

1 review for Edge triggered D Flip Flop

  1. Rated 5 out of 5


    you can not make CMOS d flip flop on Spice without going to internet and finding out this circuit. very helpful.

Add a review

Your email address will not be published. Required fields are marked *