DPLL with Phase Frequency Detector with Charge Pump Output

0 Credits

e8d829a7-142e-47ab-9236-97371b3b9cb7.rar

Login for download

Description

The CMOS implementation of a DPLL using the Phase Frequency Detector with this configuration is preferred over the tri-state output, because of the better immunity to power supply variation. This SPICE simulation shows how too small values of the loop damping factor affects the loop, creating trouble locking.

  • : Free
  • : Advanced
  • : >100
  • : LTspice
  • : IV
  • : No

Reviews

There are no reviews yet.

Be the first to review “DPLL with Phase Frequency Detector with Charge Pump Output”

Your email address will not be published. Required fields are marked *