SPICE simulation of a 4 bit Asynchronous Counter with J K Flip Flop, different time delays between simultaneous outputs change.
– February 12, 2012
Very nice 🙂 I’d like to DOWN (reverse) counter 🙂
Your email address will not be published. Required fields are marked *
Your review *
Current [email protected] *
Leave this field empty