3 inputs NOR gate with CMOS

0 Credits

PSpice_LibraryguideOrCAD1.rar

Login for download

Description

LTspice simulation of a NOR static logic gate with 3 parallel NMOS and 3 series PMOS. The voltage switching point of NOR gate has a low value than ideal value of 2.5 Volt.

Reviews

There are no reviews yet.

Be the first to review “3 inputs NOR gate with CMOS”

Your email address will not be published. Required fields are marked *